

THE THD PERFORMANCE OF SINGLE PHASE FIVE LEVEL INVERTER  
USING PR AND HARMONIC COMPENSATORS CURRENT CONTROLLER

ABDULLAHI MOHAMED ABDULLAHI

A project report submitted in partial  
fulfilment of the requirement for the award of the  
Degree of Master of Electrical Engineering

Faculty of Electrical and Electronic Engineering  
Universiti Tun Hussein Onn Malaysia

JANUARY 2020

## ACKNOWLEDGEMENT

Alhamdulillah, thanks to the almighty ALLAH SWT for blessing and guiding me through all the tough stages of my life up to this point. I would not be able to complete my master's project successfully without the guidance.

I am genuinely indebted to my supervisor Dr. Suriana Binti Salimin for guiding me and inspiring me through this project. With full of knowledge, experience and dedication, she provide me with a clear direction, opinion and commitment which led me on the right position to finish my thesis. I am very grateful to have such supportive supervisor throughout the process of finalizing this project.

I must express also my gratitude to someone who will always be in my heart, my late father Mohamed Abdullahi Yusuf, as well as my mother Safia Ismail Ali and my Uncle Bashir Abdullahi Yusuf. I owe my loving thank to my siblings for being so understanding and supportive which give me a lot of support as well.

Last but not least, I also wish to thank all my classmates, staffs in faculty of Electrical and Electronic for all their support, cooperation and contribution all the way this journey. Universiti Tun Hussein Onn Malaysia (UTHM) is gratefully acknowledged.

Thank you very much.

## ABSTRACT

In order to meet the requirement from the industries demand aimed at a free-harmonics and high power rating source is remarkably increased in past few years. As compared to single level inverter, multilevel inverter offers minimum harmonic distortion and higher power output. This project is to observe the THD performance of single phase five level inverter using proportional resonant (PR) and harmonic compensators current controller. The PR controller not only solve the current and harmonic problem, but also efficiency and accuracy of equipment in other application. The THD was reduced to 1.6% which is in the scope of the project. More functions were added to the PR current controller to reduce the THD at the 3<sup>th</sup>, 5<sup>th</sup>, and 7<sup>th</sup>, harmonic orders. The THD of the 3<sup>th</sup>, harmonic order was reduced from 0.45% to 0.1% while the, 5<sup>th</sup>, and 7<sup>th</sup>, harmonic orders were reduced from 0.6% and 0.43% to 0.25% and 0.4% respectively. The development and simulation is performed using Matlab/Simulink. The simulation result of experiment is performed by using Fast Fourier Transform analysis (FFT) for the harmonics captured.

## CONTENTS

<b>TITLE PAGE</b>	<b>i</b>
<b>DECLARATION</b>	<b>iii</b>
<b>ACKNOWLEDGEMENT</b>	<b>iv</b>
<b>ABSTRAC</b>	<b>v</b>
<b>LIST OF FIGURES</b>	<b>viii</b>
<b>LIST OF TABLES</b>	<b>x</b>
<b>LIST OF SYMBOLS AND ABBREVIATION</b>	<b>xi</b>
<b>CHAPTER 1 INTRODUCTION</b>	<b>1</b>
1.1 Background Study	1
1.2 Problem Statement	2
1.3 Objectives	3
1.4 Scope of Study	3
1.5 Thesis Structure	4
<b>CHAPTER 2 LITERATURE REVIEW</b>	<b>5</b>
2.1 Introduction	5
2.2 The Relationship between the THD Level and Power Losses	6
2.3 Review on Power Circuit Diagram for the Inverter	7
2.3.1 Review on Single-Phase Five-Level Inverter	9
2.4 Summary of Multilevel Inverter	14
2.5 Review on Harmonic Compensation	17
2.5.1 Harmonics Spectrum	19
2.5.2 Total Harmonic Distortion (THD)	19
2.6 Research Preview on Harmonic Reduction Techniques	20
2.6.1 Reduction of (THD) in Power Inverters	22
2.7 Proposed Design	23

2.8 Summary	24
<b>CHAPTER 3 METHODOLOGY</b>	25
3.1 Introduction	25
3.2 Project Flowchart	25
3.3 Design Specification	27
3.4 System Design	27
3.4.1 DC source	28
3.4.2 Single Phase 5-level inverter with PWM	28
3.4.3 RLC Low Pass Filter	29
3.4.4 PR Current Controller	30
3.4.5 PR Control with Harmonic Compensators	31
3.5 Summary	32
<b>CHAPTER 4 RESULTS AND DISCUSSION</b>	33
4.1 Introduction	33
4.2 Simulation of Single Phase 5-Level Inverter	34
4.2.1 Effect of Switching Frequency Increase	36
4.3 Simulation of Single Phase 5-Level Inverter with PR current controller	37
4.3.1 THD Analysis of Single Phase 5-Level Inverter with PR Current Controller	40
4.3.2 THD Analysis of Single Phase 5-LEVEL Inverter with PR Current Controller and Harmonic Compensator	40
4.4 Chapter Summary	42
<b>CHAPTER 5 CONCLUSION AND RECOMMENDATION</b>	43
5.1 Conclusion	43
5.2 Recommendation of Future Work	44
<b>REFERENCE</b>	45

## LIST OF FIGURES

Figure 2. 1: Power circuit diagram of proposed inverter [18].	8
Figure 2. 2 (a), (b): Inverter topology [1].	11
Figure 2. 3 (c), (d): Inverter topology [1].	12
Figure 2. 4 (e), (f): Inverter topology [1].	12
Figure 2. 5 Cascade H-Bridge inverter [3]-[5].	13
Figure 2. 6 Comparison of Various Topologies [1].	14
Figure 2. 7: Decomposition example of a complex distorted signal, as addition of 50Hz fundamental and 3rd, 5th and 7th harmonics (150Hz, 250Hz, 350Hz respectively) [21].	18
Figure 2. 8: Harmonics spectrum for the sample signal represented in Figure 2.5 (100% at fundamental, 15% for 3rd harmonic, 12% for 5th, 9% for 7th) [21].	19
Figure 3.1: Project Flowchart	25
Figure 3.2: Block diagram of 5-level inverter system with PR current controller.	26
Figure 3.3: Block diagram of DC source to the single phase 5-level inverter	27
Figure 3.4: Single phase 5-level inverter circuit	28
Figure 3.5: LPF circuit design the cut-off frequency is given as formula below	28
Figure 3.6: The PR Current Control [22].	29
Figure 3.7: The PR Current Control with Harmonic Compensators [22]	30
Figure 4.1: Single phase 5-level inverter without PR current controller	33
Figure 4.2: The voltage output of single phase 5-level inverter	34
Figure 4.3: PWM output waveform.	34
Figure 4.4: Single phase 5-level inverter output voltage when the switching frequency is 1 KHz	35

Figure 4.5: Single phase 5-level inverter output voltage when the switching frequency is 2 KHz	35
Figure 4.6: Single phase 5-level inverter with PR current controller circuit	37
Figure 4.7: PR current controller circuit	37
Figure 4.8: Single phase 5-level inverter with PR current controller output voltage	38
Figure 4.9: Single phase 5-level inverter with PR current controller output current waveform	38
Figure 4.10: FFT analysis of single phase 5-level inverter with PR current controller	39
Figure 4.11: PR current controller with harmonic compensator.	40
Figure 4.12: FFT analysis of single phase 5-level inverter with PR current controller and harmonic compensator.	40



PTTA UTHM  
PERPUSTAKAAN TUNKU TUN AMINAH

## LIST OF TABLES

Table 2.1: Summary of Multilevel Inverter	14
Table 3.1: Design specification	26
Table 4.1: list of parameters for single phase 5-level inverter with PR current controller	36
Table 4.2 comparison of THD value of 3 <sup>th</sup> , 5 <sup>th</sup> , and 7 <sup>th</sup> harmonics before and after reduction	41



PTTA UTHM  
PERPUSTAKAAN TUNKU TUN AMINAH



## LIST OF SYMBOLS AND ABBREVIATION

AC	-Alternative Current
CHB_MLI	-Cascaded H-Bridge Multilevel Inverter
CMLI	-Cascaded Multilevel Inverter
DC	-Direct Current
$f_{sw}$	- Switching Frequency
I	- Current
IGBT	-Insulated-Gate Bipolar Transistor
MLI	-Multilevel Inverter
PWM	- Pulse Width Modulation
SPWM	-Sinusoidal Pulse Width Modulation
THD	-Total Harmonic Distortion
UTHM	-Universiti Tun Hussein Onn Malaysia
V	- Voltage

## CHAPTER 1

### INTRODUCTION

#### 1.1 Background Study

Cascade multilevel inverter (CMLI) structure has been attracting increasing interests in high power and medium voltage applications owing to its lower harmonics, higher efficiency and lower voltage stress compared to two or three level inverters [1][4]. Diode clamped, flying capacitors, and cascaded H bridge inverters (CHBI) constitute several multilevel converter topologies presently in use. A cascaded multilevel inverter consists of a series of H bridge inverters with each H bridge unit having its own DC source or a single DC source and capacitors based DC sources for all but the first source. A cascaded multilevel inverter with  $k$  number of DC sources or number of H bridge cells will provide  $(2k + 1)$  levels to synthesize the AC output waveform. This means that for a five level inverter (FLI), two DC sources and two cascaded H-bridge cells are required [5][10].

Where a multicarrier PWM technique is adopted for obtaining the cascade inverter switching signals,  $n-1$  carriers with same carrier frequency  $f_c$ , and same peak to peak amplitude  $AC$ , are also required. For the five level cascaded inverter for instance, the additional Hbridge inverter, DC source, and increase in the number of

carriers all add to increase in components count and costs that will ultimately lead to increase in switching losses and system size. Several attempts have been made in the recent past by researchers to synthesize the multilevel inverter (MLI) with few number of H bridge cells, circumventing the  $(2k + 1)$  levels hypothesis. Even when high level MLI is to be developed from few number of H bridge cells, a quite number of auxiliary switches and diodes are usually incorporated in the power circuit resulting in additional control circuit designs for the switches in [11] for instance, where two H bridge cells were deployed for an eleven level cascaded H bridge MLI, additional four switches and eight diodes were incorporated to realize the design objectives. In the paper, no attempt was made to present the control circuit and its process of design which is predicted to be complex. In all the FLIs developed using a single H bridge cell [12], there are the presence of one or more auxiliary switches and diodes with additional control circuits. For instance, in some schemes two auxiliary switches with two anti bidirectional diodes, two other diodes through which the capacitors are discharged and two DC voltage sources have been deployed in addition to the single k cell structure [10], [16]. In other schemes, one auxiliary switch, four diodes and either two DC sources or two capacitors across a boost converter have in addition to the single k cell been designed to realize the FLIs output voltages [12],[14]. Due to the complexity of the control circuit structures for the five level inverters, few authors presented the control scheme while many others made little or no attempt to discuss the processes of the control circuit designs.

## 1.2 Problem Statement

One of the important components in the system is the inverter which converts the DC energy stored in the battery banks to AC energy which will then use by consumer or connected to power grid. As the current trend required cleaner power source, higher output power, less losses and almost free harmonics, people are looking forward for better inverter. Thus, a conventional single level inverter is no more relevant to cope with the current trend. Nowadays, industries, researches are focusing to come out with inverter that can overcome the above mentioned issues. As a result, a multilevel inverter is created and first published by Nabae in 1980s to be able to generate output voltage and draw output current at very low distortion. The harmonics generated by Distributed

Power Generation Systems is also a major power quality issue, especially due to the fact that the number of these systems connected to the grid is always increasing. This means that it is very important to control the harmonics generated by these inverters to limit their adverse effects on the grid power quality. The current controller can have a significant effect on the quality of the current supplied to the grid by the inverter, and therefore it is important that the controller provides a high quality sinusoidal output with minimal distortion to avoid creating harmonics. A commonly used current controller for Single phase Inverters is the PR current controller. This controller is highly suited to operate with sinusoidal references like the reference used in Single phase Inverters, thus making it an optimal solution for this problem.

### 1.3 Objectives

Based on the problem statements, there are three objectives that are going to be achieved. The objectives of this project are:

1. To model and simulate single phase five-level inverter to produce higher output power and less losses using Matlab/Simulink.
2. To investigate the THD performance of single phase five level inverter using PR current controller.
3. To reduce the 3<sup>th</sup>, 5<sup>th</sup>, and 7<sup>th</sup> harmonics using harmonic compensator in PR current controller.

### 1.4 Scope of Study

The scope of this project is focused on to observe the current THD performance of single phase five level inverter using PR and harmonic compensators current controller designed. The power of this design will be 12kW while the voltage will be 400V. The THD will also be reduced to less than 5%. The design will focus to reduce the 3<sup>th</sup>, 5<sup>th</sup>, and 7<sup>th</sup> harmonics. The designed single phase five level inverter with PR and harmonic compensator current controller will be simulated using Matlab/Simulink.

### 1.5 Report Structure

Chapter 2 will cover a theoretical frame work developed to provide a review about the topic, focusing in the selected papers which concentrate on Multilevel Inverters and reducing the THD. Chapter 3 will cover the outlined of research methodology. It will also discuss the measurement of the work as well as different aspects of the design. Chapter 4 will cover the result and discussion of the design. Finally, Chapter 5 will cover the conclusion of the project.



## CHAPTER 2

### LITERATURE REVIEW

#### 2.1 Introduction

Multilevel inverters are used to get high voltages with low value of Total harmonic Distortion (THD). For high power applications these are very much used. High worth of voltages can be gotten from a single DC source also. For the residual sources capacitors can be used. Input voltage can be gotten from renewable foundations like solar, wind and also fuel cell. Multilevel inverters crop a step like waveform. When the amount of levels is augmented, the output waveform closely looks like sinusoidal waveform and automatically THD value is reduced. Increased THD value makes several needless effects like heating, shaking, uneven changes in speed in the motors which are connected at the output of inverters. So, it is compulsory to use inverter which must be free from harmonics. So that today multilevel inverters are in high request for various applications. By dispersal proper control approaches also disadvantaged of addition any external mechanisms the required, harmonic free output waveform is following from multilevel inverters [1]-[2].

One switch in the obtainable topology is operated at low swapping occurrence which in turn reduces the switching stress and switching fatalities. The only drawback

is the upcoming topology uses a greater number of inductors and capacitors which may upsurge the size of the outline. Balamurugan et al [1] discussed about dissimilar modulation methods including dissimilar references like sinusoidal, third harmonic injection (THI), 60 degree and walked wave which are suitable for H Bridge MLI. Hasan et al [2], planned a new topology of a three phase half bridge multilevel inverter which includes two dissimilar structures.

The new simulation consequences were likened. Balamurugan et al [3] practical space Based Three Phase Five Level H Bridge Inverter and inspected the results for dissimilar Inverted Sine Carrier PWM Strategies. Prabakaran and Palanisamy [4] complete a contrast of symmetric and asymmetric multilevel inverter which employs abridged no of switches. Balamurugan et al made an examination of various Unipolar Inverted Sine Carrier Pulse Width Modulation techniques for the three phase Cascaded Multi Level Inverter and connected the results. Abraham and Benny [6] proposed a new topology of three phase seven level hybrid inverter which consists of three levels cascaded H Bridge and neutral point fastened multilevel inverter. Vinod Kumar et al [7] practical a single phase five level inverter and compared the results of multicarrier PWM technique with low swapping frequency PWM. Sambath et al [8] evaluated the performance of dissimilar Multi Carrier PWM Approaches for a Single Phase Five Level H Bridge Type flying capacitor MLI. A. Shanmuga priya et al analyzed the presentation of Cascaded Z Source Multilevel Inverter which employs Third Harmonic Injection PWM technique. Wells et al [10] proposed a new modulation method which removes harmonics deprived of solving any mystical equations.

## **2.2 Review on the Relationship between the THD Level and Power Losses**

In all, the realizations of the five level inverters were all power circuit based. The desired levels of harmonics reduction informed the different choices of the control circuit designs by the authors. It is quite anticipated that if the realization of the FLI is control circuit based utilizing the single H bridge cell without auxiliary power components rather than power circuit based utilizing the single H bridge cell with additional power circuit components, the resulting inverter will be smaller, lighter, and

simpler, implying greater reliability, lower cost and power conservation. Now a days, energy demand is rapidly increasing worldwide and poses a great challenge to all countries for meeting the demand without significant impacts to the environment.

To meet the future energy demand, fossil fuels endure to be rummageisale a the primary energy source and therefore donate to the upsurge in greenhouse gases emission. But,Itthe impact could be lessened by incorporating renewable sources of e nergy such as solar and wind into the power system since they are clean also abund ant [1][3]. However, the energy source is sporadic in nature which requires advance d control especially in controlling it's power, now the photovoltaic (PV) system has a vital role in power generation, especially in distributed networks, due to easy add ition as well as being technologically proven [6][8]. Therefore, advance improveme nt of power converters especially for PV system is important to ensure efficient disp atch of PV power. The quality of power produced should be in compliance through international values such as IEC 61000.3.2 or IEEE 519 in the case of current harm onics responsibility. Inverters producing a sinusoidal output voltage and current thro ugh very low total harmonic distortion (THD) are important to achieve very high sy stem performance, efficiency, dependability, also stability. The attendance of harmo nics only leads to extra power losses, power quality decays, components breakdown , and reduced equipment lifetime.

### **2.3 Review on Power Circuit Diagram for the Inverter**

The converters have to be designed to obtain a quality output voltage or a current wa veform with a minimum amount of ripple content. In high power and high voltage ap plications the conventional two level inverters, however, have some limitations in ope rating at high frequency mainly due to switching losses and constraints of the power device ratings. Numerous industrial applications have begun to require high power ap paratus in recent years. For the control of electric power or power conditioning the co nversion of electrical power from one form to another is necessary and the switching characteristics of the power devices permits these conversions. Inverters are the devic es that are used for conversion of DC to AC.



The output voltage of an inverter can be fixed type or variable type at fixed or variable frequency. A variable output voltage can be obtained by varying the input dc voltage and maintaining the gain of the inverter constant. On the other hand, if the dc voltage is fixed variable output voltage can be obtained by varying the gain of the inverter. Inverter gain is defined as the ratio of ac output voltage to dc input voltage. In the conventional two level inverters the input DC is converted into the AC supply of desired frequency and voltage with the aid of semiconductor power switches. Depending on the configuration, four or six switches are used. A group of switches provide the positive half cycle at the output which is called as positive group switches and the other group which supplies the negative half cycle is called negative group [18].

The proposed inverter by [18], uses minimum number of switches and less number of voltage sources. The inverter circuit is shown in figure 2.1. The non compulsory multilevel inverter topology has a single DC source and a single switch for making five level output voltage. Residual four changes are provisional as schism altering unit. Since the upcoming circuit uses fewer no of bases then changes, the overall cost and burden of the system is reduced. It is easy to crop compulsory no of gate signs when the no of switches are condensed. The obtainable inverter topology usages the switches S1, S2, S3, S4 and S5, S1 is rummage sale for creating five levels and switches S2 to S5 is used as a polarity changing unit.




Figure 2. 1: Power circuit diagram of proposed inverter [18].

L1 is the increasing inductor which is used to boost the input voltage. The boosted input voltage is given as input to the rest of the unit of inverter. Two diode capacitor legs are used in the power circuit diagram. The upcoming circuit uses a single source of less value than the rest of the sources are replaced by capacitors.  $L_f$  and  $C_f$  are the filter mechanisms [18].

### 2.3.1 Review on Single-Phase Five-Level Inverter

The single phase five level inverter discussed here is a two stage circuit. Its first stage is a multilevel DC converter consisting of voltage source, switch tube, diode, and capacitance; its backward stage is H Bridge.  $C_1, C_2$  DC side split capacitance;  $V_{c1}, V_{c2}$  DC side split capacitor voltage;  $Q_1, Q_2$  capacitance  $C_1, C_2$  charge discharge control switch; SCascade multilevel inverter (CMLI) structure has been attracting cumulative benefits in high power and medium voltage requests owing to its lower harmonics, higher efficiency and lower voltage stress associated to two or three level inverters. Diode clamped, flying capacitors, also cascaded H bridge inverters (CHBI) found several multilevel converter topologies presently in use. A cascaded multilevel inverter covers of a series of H bridge inverters through each H bridge unit having its own DC source or a single DC source and capacitors based DC sources [3] for all but the first source. A cascaded multilevel inverter through  $k$  number of DC foundations or number of H bridge cells will provide  $(2k+1)$  levels to synthesize the AC output waveform.

These incomes that for a five-level inverter (FLI), two DC sources and two cascaded H-bridge cells are required [5], [10]. Where a multicarrier PWM technique is accepted for obtaining the cascade inverter switching signals,  $n-1$  carriers through same carrier frequency  $f_c$ , and same peak to peak amplitude  $AC$ , are also compulsory. For the five-level decanted inverter in [1] for example, the additional H-bridge inverter, DC source, and development in the number of carriers all add to upsurge in components count and costs that will finally lead to increase in swapping losses and system size. Several attempts have been made in the recent past by sleuths to synthesize the multilevel inverter (MLI) through few number of H-bridge cells, avoiding the  $(2k + 1)$  levels theory. Even when high level MLI is to be industrialized

from few number of H bridge cells, a quite number of supplementary switches and diodes are usually incorporated in the power circuit resulting in additional control circuit designs for cells were organized for an eleven level cascaded H bridge MLI, extra four switches and eight diodes were combined to realize the design objective no effort was made to present the control circuit and its process of design which is predicted to be complex. In all the FLIs industrialized using a single H bridge cell there are the presence of one or more extra switches and diodes finished extra control circuits. For instance, in some schemes two auxiliary switches through two anti bidirectional diodes, two other diodes through which the capacitors are discharged and two DC voltage sources have been deployed in addition to the single k cell structure [10], [16].

In other schemes, one auxiliary switch, four diodes and either two DC sources or two capacitors across a boost converter have in addition to the single k cell been intended to realize the FLIs output voltages [12], [14], [18]. Outstanding to the complexity of the control circuit structures for the five level inverters, few authors available the control scheme while several others made little or no effort to deliberate the procedures of the control circuit designs. In all, the sympathies of the five level inverters were all power circuit based. The compulsory levels of harmonics reduction knowledgeable the different choices of the controller circuit designs by the writers. It is quite anticipated that if the realization of the FLI is control circuit based exploiting the solitary H bridge cell disadvantaged of auxiliary power mechanisms rather than power circuit based using the single H bridge cell with extra power circuit mechanisms, the subsequent inverter will be smaller, lighter, and simpler, implying greater dependability lower cost plus control protection.

A control circuit based novel five level inverter using digital counter in the generation of switching signals for a single phase inverter has been proposed [1] to circumvent further addition of power switches to the conventional H bridge inverter cell when compared to the attempts made by recent researchers to achieve similar results using the H bridge cell but with additional auxiliary power switches as has been explained above. A single phase H bridge five level inverter topology The circuit consists of four switching devices S1, S2, S3, and S4, with two devices each in one

leg of the two leg inverter. The inverter uses a pair of complimentary controlled switches in each inverter leg, i.e. (S1, S2) and (S3, S4).

The two switches in each leg operate in a complimentary pair to avoid short circuiting of the dc source. The FLI output is a staircase waveform derived from the conventional single phase modified sine wave inverter having  $\alpha$  as angle of zero voltage between the positive and negative half cycles of the inverter output. Generally, the number of switching angles in a quarter cycle of a staircase voltage waveform is limited to  $s$ . The number of harmonics, consequently, that can be removed in the waveform is incomplete to  $s - 1$ . For the FLI output voltage waveform, only two switching angles are there in a quarter of a cycle which interprets to the fact that only one harmonic can be removed.

### A. Type A Topology

In Type A there exist two sections namely Level selection part and Polarity Reversal part [1]. Level selection can be done by an Auxiliary bidirectional switch and a 4-switch Bridge takes care of polarity reversal enabling bipolar voltage levels. The basic five level Topology is shown in Figure 2.2 (a) and (b).




Figure 2. 2 (a), (b): Type A Topology [1].

## B. Type B Topology

The Level selection in Type B contains switches only and/or Diodes and Polarity Reversal part [2, 4]. The Level selection can be done by only four bidirectional switches and a 4switch Bridge takes care of polarity reversal enabling bipolar voltage levels as depicted in Figure 2.3 (c) and (d).




Figure 2. 3 (c), (d): Type B Topology [1].

## C. Type C topology

The Type C is formed by back to back connection of two H bridges [3][5], which has three leg structure with six unidirectional as depicted in Figure 2.4 (e). In the literature same three leg topology is depicted in Figure 2.4 (f) as cross connected structure and in Asymmetrical case this topology synthesizes seven levels with middle leg requiring bidirectional natured.




Figure 2. 4 (e), (f): Type C Topology [1].

### D. Cascaded H-Bridge multilevel inverter

The cascaded H bridge multilevel inverter single phase five level as shown in Figure 2.5. In conventional multilevel inverters cascaded H bridge is best topology due to its inherent advantages for medium voltage and high power applications.




Figure 2. 5 Cascade H-Bridge inverter [3]-[5].

### E. Comparison of the Various Topologies Mentioned Above

Cascade H Bridge is compared with various recent topologies. A comparative analysis has been done as shown in Figure 2.6 keeping in the view of minimizing number of switching devices for synthesizing five level output waveform. The analysis is further generalized for  $N$  levels as shown in Figure 2.6. The topology shown in Figure 2.3 (d) is adopted for implementation for further analysis.




Figure 2. 6 Comparison of Various Topologies [1]

## 2.4 Summary of Multilevel Inverter

The table below shows the summary of multiple papers related to multilevel inverters. The summary will cover as well the result each paper produced.

Table 2.1: Summary of Multilevel Inverter

Year	Reference	Title	Summary
2014	[30]	Power quality improvement of DC-AC converter by using Cascaded H-Bridge Multilevel Inverter	<ul style="list-style-type: none"> <li>➤ This paper presents different levels of inverter with multiple types of strategies control (pulse width modulation carrier based). One of the features of CHB-MLI is its ability to integrate resources from renewable energy such as wind energy, fuel cell, solar etc., to the grid without a transformer.</li> <li>➤ Among all the techniques at 7-level CHB-MLI, the PD technique is found to be the lowest THD with 23.85% compared to</li> </ul>



Table 2.1: (continue)

			POD 27.4% and APOD 37.13% respectively.
2015	[31]	Analysis of Cascaded Multilevel inverters for Active Harmonic Filtering in Distribution Network	<ul style="list-style-type: none"> <li>➤ This research paper provides the analysis of multilevel inverter involved with the active power filter with different condition of supply. The multilevel inverters proposed in this paper are 3-level, 5-level, 7-level, and 9-level which compensate with the filter.</li> <li>➤ As simulation is performed, the harmonic present in multilevel inverter is decreased as the number of level is increased.</li> <li>➤ The performance of multilevel m-level THD at 3-level, 5-level, 7-level, and 9-level are 3.48%, 2.08%, 1.82%, and 1.52% Respectively.</li> </ul>
2016	[32]	Comparison of Harmonic and THD suppression with three and 5 level multilevel inverter-Cascaded H-Bridge	<ul style="list-style-type: none"> <li>➤ This journal carried out the study of Total Harmonic Distortion (THD) and Harmonics in multilevel inverter.</li> <li>➤ AS the simulation was performed in Matlab/Simulink with three level and five level Cascaded Multilevel Inverter compared</li> </ul>



## REFERENCES

- [1] P. V. Kumar, Ch. S. Kumar and K. R. Reddy, "Single Phase Cascaded Multilevel Inverter using Multicarrier PWM Technique", Journal of Engineering and Applied Sciences, vol. 8, pp. 796 799, 2013.
- [2] K. S. Reddy and Ch. V. Kumar, "Implementation of a single-phase Multilevel Inverter with Battery balancing", International Journal of Electrical and Electronic Engineering, vol. 1, pp. 35 - 39, 2014.
- [3] E. Beser, B. Arifoglu, S. Camur and E. K. Beser, "Design and Application of a Single Phase Multilevel Inverter Suitable for using as a Voltage Harmonic Source", Journal of Power Electronics, vol. 10, pp. 138 - 45, 2010.
- [4] W. S. Oh, S. K. Han, S. W. Choi and G. W. Moon, "Three phase three-level PWM switched voltage source inverter with zero neutral point potential", IEEE Trans. on Power Electronics, vol. 21 pp. 1320 - 1327, 2006.
- [5] B. M. Veena and M. T. Triveni, "H", dware Implementation of 5 Level Inverter Using Microcontroller, International Journal of Advanced Research Electrical, Electronics and Instrumentation Engineering, vol. 5, no. 1, pp. 175 - 182, 2016.
- [6] P. V. V. R. Rao, P. D. Kiran and A. P. Kumar, "Hybrid 5-level inverter fed induction motor drive, ", World Journal of Modelling and Simulation, vol. 10, no. 3, pp. 224 - 230, 2014.
- [7] B. Ismail, S. I. S. Hassan, R. C. Ismail, A. R. Haron and A. Azmi, "Selective Harmonic Elimination of Five-level Cascaded Inverter Using Particle Swarm Optimization, ", International Journal of Engineering and Technology (IJET), vol. 5, no. 6, pp. 5220 5232, 2014.
- [8] P. Iraianbu and M. Sivakumar, "A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter, ", International Journal of Innovative Research Science, Engineering and Technology, vol. 3, Special no. 1, pp. 995 - 1000, 2014.
- [9] B. C. Vinayaka and S. N. Prasad, "Modeling and Design of Five Level Cascaded H-Bridge Multilevel Inverter with DC/DC Boost Converter, ", Int.

- Journal of Engineering Research and Applications vol. 4, no. 6, pp. 50 - 55, 2014.
- [10] M. S. Sivagamasundari and P. M. Mary, "Sinusoidal PWM Based Cascaded H-Bridge Five Level Inverter Using Fuzzy Logic Controller, ", Journal of Applied Sciences, vol. 14, pp. 3486 3492, 2014.
  - [11] M. V. Kumar and B. Naresh, "A Novel Single Phase Eleven-Level Grid-Connected Transformerless Converter Topology for PV Systems, ", International Journal of Science and Research (IJSR), vol. 4, no. 9, pp. 375 - 380, 2015.
  - [12] R. An., A. N. Ali, "A Single phase Five level Inverter for Grid Connected Photovoltaic System by employing PID Controller, ", African Journal of Scientific Research, vol. 6, no. 1, pp. 306 315, 2011.
  - [13] S. Yogesh, K. G. Prasad, S. Ramesh and R. Ramesh, "Five-Level Full-Bridge Single-Phase Grid Connected Converter for Renewable Distributed Systems, ", International Journal of Advanced Research Electrical, Electronics and Instrumentation Engineering, vol. 3, no. 8, pp. 11327 - 11333, 2014.
  - [14] M. P. Kumar and A. S. H. Babu, "A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller, ", International Journal of Modern Engineering Research (IJMER), vol. 2, no. 5, pp. 3730-3735, 2012.
  - [15] G. Balasundaram and S. Arumugam, "Implementation of Five Level Inverter Considering PV System Using MPPT Technique, ", ARPN Journal of Engineering and Applied Sciences, vol. 10, no. 4, pp. 1552 - 1557, 2015.
  - [16] S. Camur, B. Arifoglu, E. Beser and E. K. Beser, "A Novel Topology For Single-Phase Five-Level Inverter, ", Proc. of the 5th WSEAS/IASME Int. Conf. on Electric Power Systems, High Voltages, Electric Machines, Tenerife, Spain, December 16-18, pp. 314 - 319, 2005.
  - [17] P. R. Ch,ran, T. Jothi, "A Multisource Five Level Inverter using an Improved PWM Scheme, ", International Journal of Science and Research (IJSR), vol. 2, no. 6, pp. 279 - 282, 2013.
  - [18] J. M. Shen, H-L, Jou, J-C, Wu, K-D and Wu, "Five-Level Inverter for Renewable Power Generation System, ", IEEE Trans. on Energy Conversion, vol. 28, no. 2, pp. 257 - 266, 2013.

- [19] Kazmierczuk, M.K., Czarkowski, D. and Thirunarayan, N., "A new phasecontrolled parallel resonant converter", IEEE Trans. On Industrial Electronics, Vol. 40, pp. 542-552, Dec.1993.
- [20] Babu, Golturu Suresh. "Studies Related to the Operation of Solid Rotor Alternator". Jawaharlal Nehru Technological University, Hyderabad 2013, Shodhganga. Web. 20-Jun-2014.
- [21] Ramon Pinyol – "HARMONICS: CAUSES, EFFECTS AND MINIMIZATION", AUGUST 2015
- [22] Zammit, D., et al., Design of PR current control with selective harmonic compensators using Matlab. J. Electr. Syst. Inform. Technol. (2017),
- [23] F. Bouchafaa, D. Beriber, and M. S. Boucherit, "Modeling and control of a grid connected PV generation system," in Control & Automation (MED), 18th Mediterranean Conference, 2010, pp. 315 – 320
- [24] Lucky Pradigta S.R., Ony Asrarul Q., Zainal Arief, Novie Ayub Windarko, "Reduction of Total Harmonic Distortion (THD) on Multilevel Inverter with Modified PWM using Genetic Algorithm", Politeknik Elektronika Negeri Surabaya, June 2017.
- [25] R. Ortega, G. Garcerá, C.L. Trujillo, D. Velasco, "Control techniques for reduction of the total harmonic distortion in voltage applied to a single-phase inverter with nonlinear loads: Review", Renewable and Sustainable Energy Reviews, Volume 16, Issue 3, April 2012, Pages 1754-1761.
- [26] H. S. Athab and P. K. S. Khan, "A Cost Effective Method of Reducing Total Harmonic Distortion (THD) in Single-Phase Boost Rectifier," 2007 7th International Conference on Power Electronics and Drive Systems, Bangkok, 2007, pp. 669-674
- [27] Ali Hazdaian Varjani, "Harmonic control techniques for inverters and adaptive active power filters", University of Wollongong, 1198.
- [28] Deepak Sharma, Devendra Kumar Khichi, Vinod Kumar Sharma "The principle techniques of current harmonics reduction and power factor improvement for power plants and the utilities: A review", Dept. Of Electrical Engg. Arya College of Engg. And Research Centre, (May – Jun. 2014).
- [29] Mr. Roni Mukherjee, Mr. Debaditya Chakraborty, Mr. Md. Sohail Mallick, "Reduction of Total Harmonic Distortion (THD) in Power Inverters", (june-30-2015).

- [30] B.Harish<sup>1</sup>, U.Raja Kiran, B.Madan lal, Soubhagya Kumar Dash, “Power quality improvement of DC-AC converter by using Cascaded H-Bridge Multilevel Inverter”, Department of Electrical Engineering, Maulana Azad National Institute of Technology, Bhopal, India, (2-February-2014).
- [31] Anup Kumar panda, Sushree Sangita Patnaik, "Analysis of cascaded multilevel inverters for active harmonic filtering in distribution networks”, Department of Electrical Engineering, National Institute of Technology, Rourkela, India, (March-2015).
- [32] B. Rajesh, Manjesh, “Comparison of Harmonic and THD suppression with three and 5 level multilevel inverter-Cascaded H-Bridge”, Department of Electronic Science Bangalore University Bengaluru, 2016.
- [33] Janardhan Kavali, Arvind Mittal, “Analysis of various control schemes for minimal Total HarmonicDistortion in cascaded H-bridge multilevel inverter”, Energy Centre, Maulana Azad National Institute of Technology, Bhopal, Madhya Pradesh 462051, India. 3-August-20116.
- [34] Ebrahimpanah, Shahrouz, “Five-level Cascaded H-Bridge Inverter with Predictive Current Control”, School of Automation, Wuhan University of Technology, P.O. Box No.205 Luoshi Road, Wuhan, China. 2016.

